

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-311487

(43)Date of publication of application : 07.11.2000

(51)Int.Cl.

G11C 11/406

(21)Application number : 11-119491

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing : 27.04.1999


(72)Inventor : KURIMOTO HIROKO
NISHIMAKI HIDEKATSU

(54) SEMICONDUCTOR MEMORY

(57)Abstract:

PROBLEM TO BE SOLVED: To enable specifying efficiently a row address corresponding to refresh operation by decoding an output of a shift register outputting an internal address outputted by an address control circuit as it is and selecting a corresponding word line.

SOLUTION: A refresh control circuit 24 generates a signal responding to control signals RAS, CAS and controlling refresh. A row address buffer control circuit 25 outputs internal row address signals AR0, AR1 of high-order and low-order by a control signal RAS and an external address. In a normal mode, the address signal AR0 specifies a corresponding memory array and the signal AR1 specifies a word line. Row decoders 20#0-20#3 of a row decoder section 22 are corresponding to memory arrays M0-M3, the row decoder section 22 comprises a shift register, a semiconductor storage device 100 substitutes for a binary counter, a shift register being an address specifying circuit selects a memory array and a word line being object of a refresh operation mode.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]